A RISC-V CPU compiled into the weights of an LLM

Qwenputer is an experimental Qwen3.5-4B model with a 32-bit RISC-V CPU compiled directly into its weights, with no learned parameters in the computer layers. The CPU uses the model's Gated DeltaNet state as RAM and runs C and MicroPython inside forward passes.